

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER (FPATENTS AND TRADEMARKS PC Box 1450 Alexandria, Virgina 22313-1450 www.usptc.g.w

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09 970,593	10 04 2001	Akira Yoshizawa	09792909-5237	1195
26263	7590 05 21 2003			
SONNENSCHEIN NATH & ROSENTHAL P.O. BOX 061080 WACKER DRIVE STATION			EXAMINER	
			TRAN, TAN N	
CHICAGO, I	L 60606-1080	ART UNIT	PAPER NUMBER	
			2826	

DATE MAILED: 05 21 2003

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application	on No.	Applicant(s)			
Office Action Summary		09/970 59	93	YOSHIZAWA ET AL			
		Examiner	•	Art Unit			
		TAN N TR	RAN	2826			
Period for		nication appears on the	e cover st	heet with the correspondence address			
THE MA Extens after Su	RTENED STATUTORY PERIOD I AILING DATE OF THIS COMMUN ons of time may be available under the provision X & MONTHS from the mailing date of this com eriod for reply specified above is less than thirty	NICATION es of 37 OFR 1 136 a libino ev emunication	ent nawever	ma, a reply beit mely fled			
 If NO performed in the performance of the performance in the performance in	eriod for reply is specified above, the maximum s to reply within the set or extended period for rep ly received by the Office later than three months patent term adjustment. See 37 CFR 1 704 b	statutory period will apply and w Ty will by statute loadse the app	expire S:X cation to be	6 MONTHS from the mailing date of this communication come ABANDONED 136 U.S.C. § 133			
Status							
1)[Responsive to communication(s) f						
2aı	This action is FINAL .	2b) ☐ This action is	non-final				
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213 Disposition of Claims							
	laim(s) <i>1-11</i> is/are pending in the	e application.					
	a) Of the above claim(s) 9-11 is/ar		sideration	1 .			
	laim(s) is/are allowed.						
_							
	6) Claim(s) <u>1-5</u> is/are rejected. 7) Claim(s) <u>6-8</u> is/are objected to.						
	laim(s) <u>o-o</u> is/are objected to:	iction and/or election r	equireme	ant			
Application		iction and/or election in	equirente	;;; (,			
9) 🗌 Th	ne specification is objected to by th	ne Examiner					
10) ⊡ Th	ie drawing(s) filed on <u>04 October 2</u>	<u>2001</u> is/are: a)⊟ accep	oted or b)[objected to by the Examiner			
	Applicant may not request that any ob	bjection to the drawing(s)	be held ir	n abeyance. See 37 CFR 1.85(a).			
11) Th	11) The proposed drawing correction filed on is. a) approved b) disapproved by the Examiner						
	If approved, corrected drawings are re	equired in reply to this Of	ffice action	٦			
12)[Th	e oath or declaration is objected t	o by the Examiner.					
Priority un	der 35 U.S.C. §§ 119 and 120						
13) <u> </u>	cknowledgment is made of a clair	n for foreign priority ur	nder 35 U	.S.C. § 119(a)-(d) or (f).			
a)[·]	All b) Some * c) None of:						
1	Certified copies of the priority	y documents have bee	n receive	ed			
2		•					
3		s of the priority docume	ents have	been received in this National Stage			
	e the attached detailed Office acti						
14) Acl	knowledgment is made of a claim	for domestic priority ui	nder 35 L	JSC. § 119(e) (to a provisional application)			
_	☐ The translation of the foreign la knowledgment is made of a claim	_					
Attachment(s)						
2 · Notice of	of References Cited (PTO-892) of Draftsperson's Patent Drawing Review (tion Disclosure Statement(s) (PTO-1449)			terview Summary (PTO-413) Paper No(s) otice of Informal Patent Application (PTO-152) her			
Silvery Narra Trac	emar. 11 Minu						

Art Unit: 2826

DETAILED ACTION

Election/Restrictions

1. Applicant's election of Group I, claims 1-8 in Paper No. 9 is acknowledged. Because applicant did not distinctly and specifically point out the supposed errors in the restriction requirement, the election has been treated as an election without traverse (MPEP § 818.03(a)).

Drawings

2. Figure 11 should be designated by a legend such as --Prior Art-- because only that which is old is illustrated. See MPEP § 608.02(g). A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

Information Disclosure Statement

3. If applicant is aware of any relevant prior art, he she requested to eite it on form PTO-1449 in accordance with the guidelines set forth in M.P.E.P. **609.**

Claim Objections

4. Claims 2-8 are objected to because of the following informalities:

In claims 2-8, line 1, "A semiconductor" should be changed to - The semiconductor --.

Appropriate correction is required.

Application/Control Number: 09/970.593

Art Unit: 2826

Claim Rejections - 35 USC § 103

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made

Claims 1-5 are rejected under 35 U.S.C. 103(a) as being unpatentable over Muramatsu et al. (6.420,664) in view of Otsuka (5.949,142).

With regard to claim 1. Muramatsu et al. discloses a semiconductor chip having a plurality of electrodes 12 formed on the surface of thereof: an interposer substrate 40 on which the semiconductor chip 10 is mounted: a core substrate 18 constituting the base of the interposer substrate 40; built-up layers built on only one surface on the core substrate 18; the electrodes 12 on the core substrate 18 and chip 12. (Note figs. 1.17.18.19C of Muramatsu et al.)

Muramatsu et al. does not disclose an anisotropic conductive layer which is formed on the other surface of the core substrate, and via which the semiconductor chip is mounted on the core substrate; and the electrodes on the core substrate and those on the semiconductor chip.

However. Otsuka discloses an anisotropic conductive layer 6 which is formed on the other surface of the substrate 5, and via which the semiconductor chip 2 is mounted on the substrate 5; and the electrodes 2a on the substrate 5 and those on the semiconductor chip 2.

Therefore, it would have been obvious to one of ordinary skill in the art to form the Muramatsu et al.'s device an anisotropic conductive layer which is formed on the other surface of the core substrate, and via which the semiconductor chip is mounted on the core substrate:

Application/Control Number: 09/970.593

Art Unit: 2826

and the electrodes on the core substrate and those on the semiconductor chip such as taught by Otsuka in order to prevent the chip surface from being damaged.

With regard to claim 2. $\frac{1}{\sqrt{2}}$ et al. and Otsuka disclose all the claimed subject matter except for each of the built-up layers built on the core substrate has an elastic modulus of 5000 Mpa or below. However, it would have been obvious to one of ordinary skill in the art to form each of the built-up layers built on the core substrate has an elastic modulus of 5000 Mpa or below in order to reduce the stress that may damage the vias.

With regard to claim 3. Muramatsu et al. and Otsuka disclose all the claimed subject matter except for the core substrate is formed of a material having an elastic modulus closer to that of the semiconductor chip than to that of the built-up layer. However, it would have been obvious to one of ordinary skill in the art to form the core substrate having an elastic modulus closer to that of the semiconductor chip than to that of the built-up layer in order to reduce the stress that may damage the vias.

With regard to claim 4. Muramatsu et al. discloses each of the built-up layers has curved wiring 26 formed on the surface thereof so as to relax stress. (Note fig. 18 of Muramatsu et al.).

With regard to claim 5. Muramatsu et al. and Otsuka disclose all the claimed subject matter except for the core substrate is formed of a material having a thermal expansion coefficient closer to that of the semiconductor chip than that of the built-up layers, and wherein the core has a thickness of 0.5 mm or below. However, it would have been obvious to one of ordinary skill in the art to form the core substrate is formed of a material having a thermal expansion coefficient closer to that of the semiconductor chip than that of the built-up layers.

and wherein the core has a thickness of 0.5 mm or below in order to conduct mounting very reliably.

Allowable Subject Matter

6. Claims 6-8 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Claims 6-8 are allowable over the prior art of record, because none of these references disclose or can be combined to yield the claimed invention such as reinforced patterns are formed at the positions corresponding to the electrodes on the semiconductor chip as recited in claim 6.

Conclusion

7. Any inquiry concerning this communication or earlier communication from the examiner should be directed to Tan Tran whose telephone number is (703) 305-3362. The examiner can normally be reached on M-F 8:30AM-5PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor. Nathan Flynn can be reached on (703) 308-6601. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 308-7722 for regular communications and (703) 308-7724 for after final communications.

Art Unit: 2826

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

 $\sum_{i=1}^{n} \sum_{j=1}^{n} \sum_{i=1}^{n} \sum_{j=1}^{n} \sum_{j=1}^{n} \sum_{j=1}^{n} \sum_{i=1}^{n} \sum_{j=1}^{n} \sum_{j$

April 2003

cultine Time